

**MS7318M1**

**Version: 100**



<b>TITLE</b>	<b>SHEET</b>
Cover Sheet	1
Block Diagram	2
PWR Map / CLOCK Map	3
GPIO/Memory/PCI/HW Config.	4
Clock Gen .	5
Processor (LGA775)	6-8
North Bridge PT890CE	9-12
MEM-DDR2 SLOT 1 & 2	13
PCI-Express Slot x16 & x1	14
South Bridge VT8251L	15-17
PCI SLOT 1 & 2	18
USB-Rear & Front Conn.	19-20
P-IDE & SATA	21-22
e-SATA JMB360	23
SIO W83627DHG HW monotor,FAN,LPT,COM,KB,MOS,FDD,LPC	24-27
IEEE-1394_VT6308P & 1394 port	28-29
LAN PHY RTL8201CL & RTL8110SC & LAN port	30-32
HD Audio ALC888 & Audio jacks	33-34
MS7 ACPI Controller	35
Power Regulators DDR2 & VTT & Other	36-38
Standby power and USB dual power	39-40
VRM11 PWM ISL6312 & 3 Phase MosFET	41-42
Power Conn, Front Panel & BIOS	43-44
Manual Part & Holes	45

**CPU:**

**Intel LGA775**

**(Support Conroe E6300/E6400/E6700/E6800,  
Prescott 500 Sequence, Cedar Mill,  
Smithfield, Celeron D)**

**System Chipset:**

**VIA PT890CE (North Bridge)  
VIA VT8251L (South Bridge)**

**On Board Chipset:**

**CLOCK - ICS953002 + ICS9P936  
LPC Super I/O - W83627DHG  
BIOS - LPC ROM  
HD Audio ALC888  
LAN - Realtek 8201CL colay RT8110SC  
IEEE1394 - VT6308P  
E-SATA JMB360**

**Main Memory:**


**single-channel - DDR2\*2 533**

**Expansion Slots:**


**PCI Express X16 \* 1  
PCI 2.3 Slot \* 1 (Medion 2 master)  
PCI 2.3 Slot \* 1  
PCI Express X1 \* 1**

**PWM VRD11 :**

**Intersil 6312 3 Phase**

 <b>MICRO-START INTL CO.,LTD.</b>		
Title <b>Cover Sheet</b>		
Size	Document Number <b>MS-7318-0B-060828E</b>	Rev <b>100</b>
Date:	Monday, August 28, 2006	Sheet 1 of 45

# Block Diagram



**System Chipset General Purpose I/O**

Name	Pin	Type	Function Description	Normal	Active
GP10	A004	I	Pull High to VBAT	High	
GP11	A002	I	Not Used; Pull High Only	High	
GP12/EXTSMR#	W02	I	EXTSMR#(Medion Function)	High	Low
GP13/RING#	Y03	I	RING#	High	Low
GP14/LID#	A003	I	HM_SMR#	High	Low
GP15/SATLW#	V01	I	Not Used; Pull High Only	High	
GP16/ADPBZ#	AF06	I	ADPBZ#		
GP17/REQ5#	L01	I	Not Used; Pull High Only	High	
GP18	A28	I	Not Used; Pull Low Only	High	
GP19/REQ6#	M01	I	Not Used; Pull High Only	High	
GP117/CPUMISS/SACSDIN	UD4	I	ATADET0, Low 30 pin cable		
GP118/THRM#/ADLGP1	W03	I	PFPMSCI#	VSUS33	
GP119/APICLK	A026	I	APICLK		
GP120/ACSDIN2/PCSD#	T03	I	ACSDIN2		
GP121/ACSDIN3/PCS1#	T01	I	ACSDIN3		
GP122/SAGP1	AE08	I	Not Used; NC		
GP123/SAGP2	AF07	I	Not Used; NC		
GP126/SAGP3	A007	I	Not Used; NC		
GP128/SAGP4	AF08	I	Not Used; NC		
GP132/INT1#	F04	I	Not Used; Pull High Only	High	
GP133/INT#	N04	I	Not Used; Pull High Only	High	
GP134/INT0#	N01	I	Not Used; Pull High Only	High	
GP135/INT#	N02	I	INT#		
GP136/USBC4#	B25	I	USBC4#	High	Low
GP137/USBC5#	A26	I	USBC5#	High	Low
GP138/USBC6#	A28	I	USBC6#	High	Low
GP139/USBC7#	D25	I	USBC7#	High	Low
GP00	W04	O	EN_PCIEST	VSUS33	
GP01	AC01	O	Not Used; Pull High Only	High	
GP02/SUSA#	W01	O	Not Used; Pull High Only	High	
GP03/SUSST#	Y02	O	SUSST#	High	Low
GP04/SUSCLK	Y01	O	SUSCLK		
GP05/CPUSFP#	A005	O	Not Used; Pull High Only	High	
GP06/PCSTF#	A004	O	Not Used; Pull High Only	High	
GP07/INT5#	M04	O	INT5#		
GP08/SPB/VSATE	AG06	O	Not Used; Pull High Only	High	
GP09	C27	O	Not Used; Pull Low Only		
GP020/GNT0#	N03	OD	GNT0#		
GP021/ACSDOUT1/SACSD	T02	OD	ACSDOUT1	VCC33	
GP022/GH#	W28	OD	Not Used; Pull High Only	High	
GP023/DP5LP#	Y28	OD	Not Used; Pull High Only	High	
GP026/VBSEL	AH06	OD	Not Used; Pull High Only	High	
GP028/VBDSLP	AE07	OD	Not Used; Pull High Only	High	
GP110/GP10/APICD0	W25	ID	Not Used; Pull High Only	VCC33	
GP111/APICD1	W26	ID	Not Used; Pull High Only	VCC33	
GP112/GP10/SACRST#	AH02	ID	Not Used; NC	VSUS33	
GP113/GP10/SACRSTCL	AG03	ID	Not Used; NC	VSUS33	
GP114/GP10/SACYNC	AH03	ID	Not Used; NC	VSUS33	
GP115/GP10H	AF04	ID	Not Used; NC	VSUS33	
GP124/GP10/PCREQA	AE03	ID	Not Used; Pull High Only	VCC33	
GP125/GP10/PCREQB	AE01	ID	Not Used; Pull Low Only	VCC33	
GP126/SMBD12	AR03	ID	SMBD12	VSUS33	
GP127/SMBCK2	Y04	ID	SMBCK2	VSUS33	
GP130/GP10/PCGNTA	AF03	ID	Not Used; Pull High Only	VCC33	
GP131/GP10/PCGNB	AC05	ID	Not Used; Pull Low Only	VCC33	

**Super I/O General Purpose I/O Super I/O default clock frequency is 40MHz**

Name	Pin	Function Description	Normal	Active
GP10 / GP5A1	126	N/A		
GP11 / GP5B1	127	N/A		
GP12 / GPX1	128	N/A		
GP13 / GPX2	125	N/A		
GP14 / GPY2	124	N/A		
GP15 / GPY3	123	N/A		
GP16 / GFSB2	122	N/A		
GP17 / GFSA2	121	N/A		
GP20 / CPUFANOUT1	120	NC		
GP21 / CPUFANIN1	119	NC		
GP22 / SCE#	118	NC		
GP23 / SCK	2	33MHz clock output for Debug		
GP24 / MDA#	66	MSDA#		
GP25 / MCLK#	65	MCLK#		
GP26 / KDA#	63	KDA#		
GP27 / KCLK#	62	KD CLK#		
GP30	92	NC		
GP31	91	CPU_FAN_TYPE		
GP32 / PSTOUT2#	90	NC		
GP33 / PSTOUT3#	89	NC		
GP34 / RSTOUT4#	88	NC		
GP35	87	NC		
GP36	89	NC		
GP37	84	NC		
GP40 / RIB#	85	RIB#		
GP41 / DCDB#	84	DCDB#		
GP42 / IRTX / SOUTB	83	SOUTB, IRTX		
GP43 / IRRX / SINB	82	SINB, IRRX		
GP44 / DTRB#	81	DTRB#		
GP45 / DTSB#	80	DTSB#		
GP46 / DSRB#	79	DSRB#		
GP47 / CTSB#	78	CTSB#		
GP50 / EN_GTL / WDT0#	77	EN_GEL		
GP51 / RSMRST#	75	NC		
GP52 / SUSB#	73	SLP_S2#		
GP53 / PSON#	72	PS_ON#(5vSB)		
GP54 / PWRDK	71	PWRDK		
GP55 / SUSLED	70	NC		
GP56 / PSIN	68	PS_IN#		
GP57 / PSOUT	67	PWRBTN#		
GP60 / RIA#	57	RIA#		
GP61 / DCDA#	56	DCDA#		
GP62 / PENKBC / SOUTA	54	SOUTA		
GP63 / SINA	53	SINA		
GP64 / PENRDM / DTR#	52	DTR#		
GP65 / HEFRAS / RTS#	51	RTS#		
GP66 / DSR#	50	DSR#		
GP67 / CTS#	49	CTS#		

**PCI Config.**

DEVICE	MCP1	INT Pin	REQ#/GNT#	IDSEL	CLOCK	CLK GEN Pin Out
PCI Slot 1	<b>PIRQ#A</b>					
	PIRQ#B PIRQ#C PIRQ#D		REQ#0 GNT#0	AD20	CK_PCI_CLK0	11
PCI Slot 2	<b>PIRQ#B</b>					
	PIRQ#C PIRQ#D PIRQ#A		REQ#1 GNT#1	AD21	CK_PCI_CLK1	14
1394	<b>PIRQ#C</b>					
	PIRQ#D PIRQ#A PIRQ#B		REQ#2 GNT#2	AD22	CK_PCI_CLK2	17
LAN	<b>PIRQ#D</b>					
	PIRQ#A		REQ#3 GNT#3	AD23	1394_PCLK	13
LAN	<b>PIRQ#A</b>					
	PIRQ#H		REQ#4 GNT#4	AD24	PCI_CLK_LAN	13

**PIRQ#A also link to NB PIN H13**  
**PIRQ#H also link to NB PIN B6**

**PCI RESET DEVICE**

Signals	Source	Target
PCIRST#	VT8237A	MS7
PCIRST#1	MS7	1394 & SPIO & BIOS
PCIRST#2	MS7	PCI slot 1-2
NB_RST#	MS7	NB_RST#
HDRST#	MS7	Primary, Scodary IDE
Rsmrst#	MS7	VT8237A
PCIE_Reset#	VT8237A	PCIE 1-2

**DDR DIMM Config.**

<b>RAMTYPE</b>	<b>2 DDR DIMM</b>
<b>DIMM 1 Slave</b>	<b>1010 0000 (A0)</b>
<b>DIMM 2 Slave</b>	<b>1010 0010 (A2)</b>

**MSI MICRO-START INT'L CO.,LTD.**

Title: **GPIO/Memory/PCI/HW Config.**

Size: Document Number: **MS-7318-0B-060828E** Rev: **100**

Date: Monday, August 28, 2006 Sheet: 3 of 45


SB-VT5251LCE

Strap Pins			
(External pullup / pulldown straps are required to select "H" / "L")			
Strap Pins for VT8251L Version CE Configuration			
Signal	Pin#	Function	Description
SPKR	AF05	CPU Frequency Strapping	L: Enable CPU Frequency Strapping H: Disable CPU Frequency Strapping Default setting: Disable
ACSDOUT0	R01	Auto Reboot	L: Enable Auto Reboot H: Disable Auto Reboot . Default setting: Disable
SEEDI	B13	Use Serial External LAN EEPROM	L: Enable. Use external EEPROM H: Disable. Do not use external EEPROM Default setting: Enable (pull low) sInc
ACSYNC	R04	LPC FWH	L: Enable LPC FWH Command H: Disable LPC FWH Command <b>Default setting: Disable</b>
PDCS1#	AC25	SATA Spin Up Mode Vlink auto compensation	L: Enable SATA spin up mode iel H: Disable SATA spin up mode Default setting: Disable
PDDACK#	AB23	PCI Express Debugging Mode	L: Enable PCI Express debugging mode logntiaired H: Disable PCI Express debugging mode Default setting: Disable
SUSA#	W01	Notebook / Desktop LAN Reset	L: Notebook LAN reset H: Desktop LAN reset hnoideequ
Strap Pins for North Bridge ("NB") Configuration			
PDCS3#	AA23	NB Configuration ATeCon	PDCS3# signal state is reflected on signal pin VD7 during power up for North Bridge configuration.
PDA2	AD27	NB Configuration	PDA2 signal state is reflected on signal pin VD6 during power up for North Bridge configuration.
PDA1	AC26	NB Configuration	PDA1 signal state is reflected on signal pin VD5 during power up for North Bridge configuration. DAR
GPIOD / PCGNTB	AC05	NB Configuration	NGPIOD/PCGNTB signal state is reflected on signal pin VD3 during power up for North Bridge configuration.
GPIOB / PCREQB	AE01	NB Configuration	GPIOB/PCREQB signal state is reflected on signal pin VD2 during power up for North Bridge configuration.
PDA0, GPIOA/PCREQA, GPIOC/PCGNTA	AE03, AF03	NB Configuration	PDA0, GPIOA/PCREQA and GPIOC/PCGNTA signal states are reflected on signal pins VD4, VD1 and VD0 during power up for North Bridge configuration.

$$C_e = 2 C_L - C_i - C_s$$

$$= (2 \times 32) - 5 - 3$$

$$= 56$$



**MODE**  
0 = DESKTOP MODE

1=24MHz, 0=48MHz

Ver : D

### CLOCK STRAPPING

FS0 R68 10KR0402 BSEL0


FS1 R67 10KR0402 BSEL1

FS2 R66 10KR0402 BSEL2

FS3 R58 10KR0402

FS4 R69 10KR0402

BSEL	TABLE
2 1 0	FSB FREQUENCY
0 0 0	267 MHZ (1067)
0 1 0	200 MHZ (800)
0 0 1	133 MHZ (533)




**MSI MICRO-START INT'L CO.,LTD.**

Title: **CLOCK GEN & BUFFER**

Size: Document Number **MS-7318-0B-060828E** Rev: **100**

Date: Monday, August 28, 2006 Sheet 5 of 45

# CPU SIGNAL BLOCK



N12-7750020-A10

```

Prescott / Cedar Mill
LL_ID[1:0] = 00
GTLREF_SEL = 0
VTT_SEL = 1
    
```

BSEL	TABLE
2 1 0	FSB FREQUENCY
0 0 0	267 MHZ (1067)
0 1 0	200 MHZ (800)
0 0 1	133 MHZ (533)

**Micro Star Restricted Secret**

Title: Intel LGA775 - Signals

Document Number: MS-7318-0B-060828E


MICRO STAR INT'L CO., LTD.  
No. 69, Li-De St., Jung-Ho City,  
Taipei Hsien, Taiwan  
http://www.msi.com.tw

Last Revision Date: Monday, August 28, 2006



Sheet 6 of 45

FSBSEL RESISTOR CAN BE REMOVED IF ONLY TEJAS AND CEDAR MILL ARE SUPPORTED








**N12-7750020-A10**




PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET  
TRACE WIDTH TO CAPS MUST BE SMALLER THAN 12MILS



**VTT\_PWG SPEC :**  
High > 0.9V  
Low < 0.3V  
Trise < 150ns



<b>Micro Star Restricted Secret</b>	
<b>Title</b>	Intel LGA775 - Power
<b>Document Number</b>	MS-7318-0B-060828E
MICRO STAR INT'L CO., LTD. No. 69, Li-De St., Jung-Ho City, Taipei Hsien, Taiwan http://www.msi.com.tw	Last Revision Date: Monday, August 28, 2006 Sheet 7 of 45



**N12-7750020-A10**

0 ~ 1.2"  
7 / 10 / 7

- COMP4 R396 60.4R/1%/4 VTT\_OUT\_LEFT
- COMP5 R452 60.4R/1%/4 VTT\_OUT\_LEFT 6,7
- COMP6 R472 60.4R/1%/4 VTT\_OUT\_RIGHT
- COMP7 R434 60.4R/1%/4 VTT\_OUT\_RIGHT 6,7,24

- COMP8 R243 24.9R/1%/4
- J3R R409 1K/4
- E5R R375 1K/4
- IMPSEL R364 51R1%0402


R457 Mount 50 Ohm Impedance  
R457 Open 60 Ohm Impedance

	MSID1	MSID0
2005 Perf FMB	0	0
2005 Value FMB	0	1 / NC

**Micro Star Restricted Secret**


<b>Title</b> Intel LGA775- GND		Rev 100
<b>Document Number</b> MS-7318-0B-060828E		
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Monday, August 28, 2006 Sheet 8 of 45







<b>MSI</b> MICRO-START INT'L CO., LTD.		
Title: <b>PT890CE-1(HOST)</b>		
Size: Document Number	Rev: <b>100</b>	
MS-7318-0B-060828E		Date: Monday, August 28, 2006
Sheet: 9	of 45	

13 MD[0:63]





PT890CE



Close to ball

Test Point  
(Place near their respective balls of NB)




NEAR DIMM

PULL DOWN GND OR PULL UP +1.8VDIMM


CLOSE TO DIMM

NOTE: DQS/DQS# => OTHER:W:S:W:OTHER=15:10:5:10:15


MCLKO+/- as short as passable  
MCLKIT = DCLKx + 2 "



Solder side



NEAR PT890CE







Near to NB chip

**MSI**  
MICRO-START INT'L CO.,LTD




Title: **PT890CE-2(MEM)**

Size	Document Number	Rev
	<b>MS-7318-0B-060828E</b>	<b>100</b>








Date: Monday, August 28, 2006 Sheet 10 of 45






<b>MICRO-START INT'L CO., LTD.</b>		
File	PT890CE-1(PCIE)	
Size	Document Number	Rev
	<b>MS-7318-0B-060828E</b>	<b>100</b>
Date:	Monday, August 28, 2006	Sheet 11 of 45



FD4 1: 24bit / 0:2 x 12 bit DVI interface  
 FD5 Dedicated DVI port configuration 0:TMDS 1:TV-encoder  
 FD6 Dedicated DVI port 0:disable 1:enable  
 FD7 GPU clock select (VCR/LCDOK/RCN) 0:refer internal PLL 1:from external  
 FD10 CPUCLK/MCK clock select ofrom NB 1:from external  
 FD[0:1:2:3:8:9:11] Reserved



<b>MSI</b> MICRO-START INT'L CO.,LTD		
Title <b>PT890CE-4(VLINK)</b>		
Size	Document Number <b>MS-7318-0B-060828E</b>	Rev <b>100</b>
Date:	Monday, August 28, 2006	Sheet 12 of 45



DDR2 DIMM1

N13-2400301-A10

DDR2 DIMM2

**MSI MICRO-START INT'L CO., LTD**

Title: **MEM-DDRII SLOT 1 & 2**


Size: Document Number **MS-7318-0B-060828E** Rev **100**

Date: Monday, August 28, 2006 Sheet 13 of 45

18,28,35 PCIRST#2 << R5 X OR0402 PCIERST#  
 17,23\_SB\_PCIRST# << R6 OR0402


12V ==> 5.5A for x16 slot ,75 Watt  
 3.3V==> 3A  
 3.3Vaux==>375mA

at least 300 mils





N11-1640281-K06

### PCI EXPRESS 1-PORT 2



N11-0360091-A10











The system board designer determines the pull-up voltage

**MSI MICRO-START INT'L CO.,LTD.**

Title: **PCI-Express Slot x16 & x1**

Size: Document Number **MS-7318-0B-060828E** Rev **100**


Date: Monday, August 28, 2006 Sheet 14 of 45




24 SIO\_GA20M << SIO\_GA20M R632 0X0402 KBCLK SB

24 SIO\_KBRST# << SIO\_KBRST# R633 0X0402 KBDAT SB

**fix restart**





SUSA# :  
 Integrated LAN Reset method  
 1 : For desktop  
 0 : For netbook  
 ( without wake on LAN feature from S4 / S5 )

**Power Up Strappings :**

-PCS_3	VKCOMP for Vlink at 4x mode
0	0.75V
1	0.9V

GPIOA	HOST CLOCK
GPIOC	AUTO MODE
1	



GPIOB	IOQ Depth
0	8 Level
1	1 Level


GPIOD	GPL pullup
0	Enable
1	Disable

PD_A0	Vlink auto compensation
0	Auto mode
1	Manual mode








**MSI MICRO-START INT'L CO., LTD**

Title: **VT-8251L VLINK & PCIe x1 & LAN**

Size: Custom Document Number: **MS-7318-0B-060828E** Rev: **100**

Date: Monday, August 28, 2006 Sheet: 17 of 45


### PCI SLOT 1 (BLUE)



**MEDION**

ISSEL = AD20      ISSEL = AD21  
 MASTER = PREQ#0      MASTER = PREQ#1  
 PIRQ#A      PIRQ#B  
 CK\_PCI\_CLK0      CK\_PCI\_CLK1


### PCI SLOT 2




**MSI**

ISSEL = AD22  
 MASTER = PREQ#2  
 PIRQ#C  
 CK\_PCI\_CLK2

#### PCI PULL-UP / DOWN RESISTORS










#### PCI SLOT DECOUPLING CAPACITORS



Title <b>PCI Slot</b>		
Size	Document Number	Rev
Custom	<b>MS-7318-0B-060828E</b>	<b>100</b>
Date:	Monday, August 28, 2006	Sheet 18 of 45



# USB Rear Connector





JUSB1, JUSB2

PIN1	VCC#1	PIN2	VCC#2
PIN3	USB0-	PIN4	USB1-
PIN5	USB0+	PIN6	USB1+
PIN7	GND7	PIN8	GND8
PIN9	KEY	PIN10	USBOC



**MSI**  
Link to the Future



**MICRO-START INT'L CO., LTD.**


Title: **USB Connectors -- Front**

Size	Document Number	Rev
	<b>MS-7318-0B-060828E</b>	<b>100</b>

Date: Monday, August 28, 2006 Sheet 20 of 45

# IDE Connector








**MICRO-START INT'L CO., LTD.**

Title: **SATA & IDE CONNECTOR**

Size	Document Number <b>MS-7318-0B-060828E</b>	Rev <b>100</b>
------	--	-------------------

Date: Monday, August 28, 2006      Sheet 21 of 45

# SATA Connector




**MSI**  
*Link to the Future* **MICRO-START INT'L CO., LTD.**



Title: **SATA & IDE CONNECTOR**

Size	Document Number <b>MS-7318-0B-060828E</b>	Rev <b>100</b>
------	--	-------------------


Date: Monday, August 28, 2006      Sheet 22 of 45




Place near the pin16




Place each CAP near the pin 16,32,44




Place each CAP near the pin 9,21




Place each CAP near the pin 1,33,41




Place near the pin4



5,13,14,16,35,41 SMBCK  
5,13,14,16,35,41 SMBDT  
14,17 SB\_PCIEIRST#




Place near the pin6




Place CAP near SATA connector



CONN-SATA1P\_orange





Place near the pin6




Place near the pin18

<b>Micro Star Restricted Secret</b>	
<b>Title</b> e-SATA	Rev 100
<b>Document Number</b> MS-7318-OB-060828E	Last Revision Date: Monday, August 28, 2006
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	Sheet 23 of 45


LPC SUPER I/O W83627DHG




FAN\_SET : ( 117, Internal pull down )




FAN\_SET2 : ( 83, Internal pull down )




Keyboard Enable/Disable : ( 54 )





Configuration Address Select : ( 51 )



ROM Enable/Disable : ( 52 )



VID Level Select : ( 77 )



**MSI**  
MICRO-START INT'L CO.,LTD

Title: **SIO\_W83627DHG**

Size: Document Number  
**MS-7318-0B-060828E**


Date: Monday, August 28, 2006

Rev: **100**


Sheet 24 of 45




### DC FAN Controller




### CPU FAN




### System FAN




### Voltage Monitor





### Thermal Monitor





### Case Open




### SERIAL PORT 1







### Front LCD ( SERIAL PORT 2 )




### WAKE ON RING




### PARALLAL PORT




### PS2 KEYBOARD & MOUSE CONNECTOR




### LPC debug port



### FLOPPY CONNECTOR




### BUZZER




<b>MICRO-START INTL CO.,LTD.</b>		
Title		
SIO_KB, FDD, LPC Debug Port		
Size	Document Number	Rev
B	MS-7318-0B-060828E	100
Date:	Monday, August 28, 2006	Sheet 27 of 45

# 1394 VT6308P


	VCC3	V_3P3_1394	V_2P5_1394	BUS_PWR
VT6308P	3.3V	3.3V	2.5V	12V




## VCC POWER SOURCE



## 1394-EEPROM 24C02






## Decoupling Cap.



PIN 62,65,75,76,89,90 Analog Power(3.3V)  
 PIN 33 Internal SRAM Power(2.5V)  
 PIN 24,49,114 Core Power(2.5V)  
 PIN 8,20,39,102,113,125 I/O Power(3.3V)

- 15,18,31 AD31 << AD31 87
- 15,18,31 AD30 << AD30 86
- 15,18,31 AD29 << AD29 89
- 15,18,31 AD28 << AD28 100
- 15,18,31 AD27 << AD27 101
- 15,18,31 AD26 << AD26 104
- 15,18,31 AD25 << AD25 105
- 15,18,31 AD24 << AD24 106
- 15,18,31 AD23 << AD23 109
- 15,18,31 AD22 << AD22 110
- 15,18,31 AD21 << AD21 112
- 15,18,31 AD20 << AD20 116
- 15,18,31 AD19 << AD19 117
- 15,18,31 AD18 << AD18 118
- 15,18,31 AD17 << AD17 120
- 15,18,31 AD16 << AD16 120
- 15,18,31 AD15 << AD15 5
- 15,18,31 AD14 << AD14 6
- 15,18,31 AD13 << AD13 7
- 15,18,31 AD12 << AD12 11
- 15,18,31 AD11 << AD11 12
- 15,18,31 AD10 << AD10 13
- 15,18,31 AD9 << AD9 14
- 15,18,31 AD8 << AD8 17
- 15,18,31 AD7 << AD7 18
- 15,18,31 AD6 << AD6 19
- 15,18,31 AD5 << AD5 21
- 15,18,31 AD4 << AD4 22
- 15,18,31 AD3 << AD3 23
- 15,18,31 AD2 << AD2 27
- 15,18,31 AD1 << AD1 28
- 15,18,31 ADO << ADO 28



When cable power exists  
 XCPS status is 1

I2C EEPROM ENABLE Pull High

Pull high to PHY digital power  
 EEPROM auto loading will disable

**IDSEL = AD23**  
**MASTER = PREQ#3**  
**PIRQ#D**


**MSI MICRO-START INTL CO.,LTD**

Title: **1394-VT6308P**



Size: Document Number  
 Cust: **MS-7318-0B-060828E** Rev: **100**

Date: Monday, August 28, 2006 Sheet 28 of 45

## REAR 1394 PORT



## FRONT 1394 PORT






Title		
1394 PORT		
Size	Document Number	Rev
A	MS-7318-0B-060828E	100
Date:	Monday, August 28, 2006	Sheet 29 of 45

PWFBOU is 1.8V voltage outpt.  
 EC6 TCAP 22uF change ECAP 100uF  
 Place L11 close to PWFBOU

### PHY HW CONFIG

PHY ADDRESS = 00001  
 ASYMMETRIC PAUSE ENABLED  
 AUTO-NEG, ADVERTISE ALL MODES, PREFER MASTER  
 RGMII ON COPPER  
 ENERGY DETECT & COPPER/FIBER SELECT DISABLED  
 MDC/MDIO MANAGEMENT SELECTED




**Hardware Configuration network:**

1. This configuration shows  
 Enable: Auto negotiation, Full duplex, 100Mbps,  
 Link Down Power Saving, MII interface  
 Disable: Isolate, Repeater mode
2. These seven configuration pins could be connected to VDD or GND directly.



17 MII\_RST# << R97 0R0402  
 VCC3\_SB R95 5.1KR0402  
 C154 C0.1U16Y0402

If Wake on Lan feature is needed, you have to supply power from auxiliary power for all LAN-related circuit including RTL8201BL/CL/CL+ and MAC. In this kind of application, discard R532 and retain other components for one resetting upon power up.




**RTL8110SC**

1- MDIO+ & MDIO- pairs should be 100-ohm differential impedance. Route equal length and symmetrically. Separate every pair.



	DVDD	DVDDA	AVDDL	AVDDH	V-1.2P
8110SC	1.5V	1.5V	1.8V	3.3V	3.3V

**IDSEL = AD24**  
**MASTER = PREQ#A**  
**PIRQ#A**




<b>MICRO-START INT'L CO., LTD.</b>		
Title: <b>RTL-8110SC</b>		
Size: Document Number	<b>MS-7318-0B-060828E</b>	Rev: <b>100</b>
Date: Monday, August 28, 2006 Sheet 31 of 45		


# RJ45 Connector (with transformer)

LAN Interface  
 Diff. Trace width 8 mils & 8 mils space.  
 Diff. & other space 40 mils.  
 Length matching: < 10 mils  
 Ttrace length 0" to 2"

1- MDIO+ & MDIO- pairs should be 100-ohm differential impedance. Route equal length and symmetrically. Separate every pairs.




1G N58-22F0211-S42 : LED RoHS  
 10/100 N58-18F0081-S42 : Non LED and RoHS


 <b>MICRO-START INT'L CO.,LTD.</b>		
Title		
MS-7318		
Size	Document Number	Rev
B	MS-7318-0B-060828E	100
Date:	Monday, August 28, 2006	Sheet 32 of 45




# ALC888 CODEC




# FRONT AUDIO




# RCA Line-in ( Input )



# AUDIO CODE REGULATORS










# ALC883/888 JACK DETECT




Closer to Codec.

<b>MICRO-START INT'L CO.,LTD.</b>	
Title: <b>ALC 888</b>	
Size: Document Number	Rev: 100
Customer: <b>MS-7318-0B-060828E</b>	
Date: Monday, August 28, 2006	Sheet 33 of 45


# Audio Connector




## SPDIF OUT for HDMI of VGA





## FOR alc880






- SWITCH:**
- D03-066880B-F01
  - D03-06N030B-I14
  - D03-75N022B-N03
  - Regulator (TO-252)
  - D03-45N020B-N03
  - D03-40N030B-A36
  - D03-6530A0B-F01
  - Regulator (TO-263)
  - D03-50N034B-N03
  - D03-50N031B-P03
  - Dual NMOS
  - D03-07D0303-N03
  - D03-0731303-A30


**DDR Power**




**DDR VTT Power**



**5VDIMM**






**VTT\_SEL**


VTT_SEL = L	V_FSB_VTT=1.1V	For future KENTSFIELD processor. (FSB1333, Quad-Core)
VTT_SEL = H	V_FSB_VTT=1.2V	For normal processors.

### 1.5V



Turn off 1.5V  
when enter S3.





### 2.5V




# VCC1.5SBY












Place close to inductor

Reserve for ISL6312A






Disable PH4 the EN\_PHN(pin23) should be pull-hi 5V

BOTTOM PAD CONNECT TO GND Through 8 VIAS









Disable PH4 the EN\_PHN(pin23) should be pull-hi 5V




### ATX Power Connector




### External SMI





### MEDION Front Panel




### IDE LED







### SERIAL ATA LED






### FWH INIT Signal Voltage Translation






OPEN : Un\_Protected  
CLOSE : Protected




<i>Micro Star Restricted Secret</i>	
<b>Title</b>	Winbond & FDD & LPC & BIOS
<b>Document Number</b>	<b>MS-7318-0B-060828E</b>
MICRO-STAR INT'L CO.,LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	Last Revision Date: Monday, August 28, 2006
Sheet	44 of 45

### Mounting Holes



### MANUAL PART




7204-1B  
P30-073180B-E48  
P30-0720420-G37  
P30-0720420-CD7




2N7002  
Top View

### Optical Fiducial Marks



### Simulation



<i>Micro Star Restricted Secret</i>		
<b>Title</b>	MISC	Rev 100
<b>Document Number</b>	<b>MS-7318-OB-060828E</b>	
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan <a href="http://www.msi.com.tw">http://www.msi.com.tw</a>	Last Revision Date: Monday, August 28, 2006	
	Sheet 45	of 45