

Assembly Language Instruction Set - Overview

Table 6-3. TMS7000 Family Instruction Overview

MNEMONIC	OPCODE	BYTES	CYCLES $T_c(C)$	STATUS C N Z I	OPERATION DESCRIPTION
ADC B,A Rs,A Rs,B Rs,Rd %iop,A %iop,B %iop,Rd	69 19 39 49 29 59 79	1 2 2 3 2 2 3	5 8 8 10 7 7 9	R R R x	(s) + (d) + (C) \rightarrow (d) Add the source, destination, and carry bit together. Store at the destination address.
ADD B,A Rs,A Rs,B Rs,Rd %iop,A %iop,B %iop,Rd	68 18 38 48 28 58 78	1 2 2 3 2 2 3	5 8 8 10 7 7 9	R R R x	(s) + (d) \rightarrow (d) Add the source and destination operands at the destination address.
AND B,A Rs,A Rs,B Rs,Rd %iop,A %iop,B %iop,Rd	63 13 33 43 23 53 73	1 2 2 3 2 2 3	5 8 8 10 7 7 9	0 R R x	(s) .AND. (d) \rightarrow (d) AND the source and destination operands together and store at the destination address.
ANDP A,Pd B,Pd %iop,Pd	83 93 A3	2 2 3	10 9 11	0 R R x	(s) .AND. (Pn) \rightarrow (Pn) AND the source and destination operands together, and store at the destination address.
(1) BTJO B,A,Ofst Rn,A,Ofst Rn,B,Ofst Rn,Rd,Ofst %iop,A,Ofst %iop,B,Ofst %iop,Rn,Ofst	66 16 36 46 26 56 76	2 3 3 4 3 3 4	7 (9) 10 (12) 10 (12) 12 (14) 9 (11) 9 (11) 11 (13)	0 R R x	If (s) .AND. (d) \neq 0, then (PC) + offset \rightarrow (PC) If the AND of the source and destination operands \neq 0, the PC will be modified to include the offset.
(1) BTJOP A,Pn,Ofst B,Pn,Ofst %>iop,Pn,Ofst	86 96 A6	3 3 4	11 (13) 10 (12) 12 (14)	0 R R x	If (s) .AND. (Pn) \neq 0, then (PC) + (offset) \rightarrow (PC) If the AND of the source and destination operands \neq 0, the PC will be modified to include the offset.
(1) BTJZ B,A,Ofst Rn,A,Ofst Rn,B,Ofst Rn,Rf,Ofst %>iop,A,Ofst %>iop,B,Ofst %>iop,Rn,Ofst	67 17 37 47 27 57 77	2 3 3 4 3 3 4	7 (9) 10 (12) 10 (12) 12 (14) 9 (11) 9 (11) 11 (13)	0 R R x	If (s) .AND. NOT(d) \neq 0, then (PC) + (offset) \rightarrow (PC) If the AND of the source and NOT(destination operands \neq 0, the PC will be modified to include the offset.

Note: Add two to cycle count if branch is taken.

Legend:

- 0** Status Bit set always to 0.
- 1** Status Bit set always to 1.
- R** Status Bit set to a 1 or a 0 depending on results of operation.
- x** Status Bit not affected.
- b** Bit () affected.
- Ofst** Offset

Assembly Language Instruction Set - Overview

Table 6-3. TMS7000 Family Instruction Overview (Continued)

MNEMONIC	OPCODE	BYTES	CYCLES $T_c(C)$	STATUS C N Z I	OPERATION DESCRIPTION
(1) BTJZP A,Pn,Ofst B,Pn,Ofst %>iop,Pn,Ofst	87 97 A7	3 3 4	11 (13) 10 (12) 12 (14)	0 R R x	If (s) .AND. NOT(Pn) ≠ 0, then (PC) + offset → (PC) If the AND of the source and NOT(destination) operands ≠ 0, the PC will be modified to include the offset.
BR @Label @Label(B) *Rn	8C AC 9C	3 3 2	10 12 9	x x x x	(d) → (PC) The PC will be replaced with the contents of the destination operand.
CALL @Label @Label(B) *Rn	8E AE 9E	3 3 2	14 16 13	x x x x	(SP) + 1 → (SP) (PC MSB) → (Stack) (SP) + 1 → (SP) (PC LSB) → (Stack) Operand Address → (PC)
CLR A B Rd	B5 C5 D5	1 1 2	5 5 7	0 0 1 x	0 → (d) Clear the destination operand.
CLRC	B0	1	6	0 R R x	0 → (C) Clears the carry bit.
CMP B,A Rn,A Rn,B Rn,Rn %iop,A %iop,B %iop,Rn	6D 1D 3D 4D 2D 5D 7D	1 2 2 3 2 2 3	5 8 8 10 7 7 9	R R R x	(d) - (s) computed Set flags on the result of the source operand subtracted from the destination operand.
CMPA @Label @Label(B) *Rn	8D AD 9D	3 3 2	12 14 11	R R R x	(A) - (s) computed Set flags on result of the source operand subtracted from A.
DAC B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	6E 1E 3E 4E 2E 5E 7E	1 2 2 3 2 2 3	7 10 10 12 9 9 11	R R R x	(s) + (d) + (C) → (d) (BCD) The source, destination, and the carry bit are added, and the BCD sum is stored at the destination address.
DEC A B Rd	B2 C2 D2	1 1 2	5 5 7	R R R x	(d) - 1 → (d) Decrement destination operand by 1.
DECD A B Rp	BB CB DB	1 1 2	9 9 11	R R R x	(rp) - 1 → (rp) Decrement register pair by 1. C = 0 on 0 - FFFF transition.
DINT	06	1	5	0 0 0 0	0 → (global interrupt enable bit) Clear the I bit.

Note: Add two to cycle count if branch is taken.

Legend:

- 0 Status Bit set always to 0.
- 1 Status Bit set always to 1.
- R Status Bit set to a 1 or a 0 depending on results of operation.
- x Status Bit not affected.
- b Bit () affected.
- Ofst Offset

Assembly Language Instruction Set - Overview

Table 6-3. TMS7000 Family Instruction Overview (Continued)

MNEMONIC	OPCODE	BYTES	CYCLES T _{c(C)}	STATUS C N Z I	OPERATION DESCRIPTION
(1) DJNZ A,Ofst B,Ofst Rd,Ofst	BA CA DA	2 2 3	7 (9) 7 (9) 9 (11)	x x x x	(d) - 1 → (d); If (d) ≠ 0, (PC) + (offset) → (PC)
DSB B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	6F 1F 3F 4F 2F 5F 7F	1 2 2 3 2 2 3	7 10 10 12 9 9 11	R R R x	(d) - (s) - 1 + (C) → (d) (BCD) The source operand is subtracted from the destination; this sum is then reduced by 1 and the carry bit is then added to it. The result is stored as a BCD number.
EINT	05	1	5	1 1 1 1	1 → (global interrupt enable bit) Set the I bit.
IDLE	01	1	6	x x x x	(PC) → (PC) until interrupt (PC) + 1 → (PC) after return from interrupt Stops μC execution until an interrupt.
INC A B Rd	B3 C3 D3	1 1 2	5 5 7	R R R x	(d) + 1 → (d) Increase the destination operand by 1.
INV A B Rd	B4 C4 D4	1 1 2	5 5 7	0 R R x	NOT(d) → (d) 1's complement the destination operand.
JMP Ofst	E0	2	7	x x x x	(PC) + (offset) → (PC) The PC is modified by an offset to create a new PC value.
(1) JC Ofst JEQ Ofst JGE Ofst JGT Ofst JHS Ofst JL Ofst JNC Ofst JNE Ofst JNZ Ofst JP Ofst JPZ Ofst JZ Ofst	E3 E2 E5 E4 E3 E7 E7 E6 E6 E4 E5 E2	2 2 2 2 2 2 2 2 2 2 2 2	5 (7) 5 (7)	x x x x	If conditions are met, then (PC) + offset → (PC) If the needed conditions are met, the PC is modified by the offset to form a new PC value.
LDA @Label @Label(B) *Rn	8A AA 9A	3 3 2	11 13 10	0 R R x	(s) → (A) Move the source operand to A.

Note: Add two to cycle count if branch is taken.

Legend:

- 0** Status Bit set always to 0.
- 1** Status Bit set always to 1.
- R** Status Bit set to a 1 or a 0 depending on results of operation.
- x** Status Bit not affected.
- b** Bit () affected.
- Ofst** Offset

Assembly Language Instruction Set - Overview

Table 6-3. TMS7000 Family Instruction Overview (Continued)

MNEMONIC	OPCODE	BYTES	CYCLES T _{0(C)}	STATUS C N Z I	OPERATION DESCRIPTION
LDSP	0D	1	5	x x x x	(B) → (SP) Load SP with Register B's contents.
MOV A,B A,Rd B,A B,Rd Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	C0 D0 62 D1 12 32 42 22 52 72	1 2 1 2 2 2 3 2 2 3	6 8 5 7 8 8 10 7 7 9	0 R R x	(s) → (d) Replace the destination operand with the source operand.
MOVD %>iop,Rp %>iop(B),Rp Rp,Rp	88 A8 98	4 4 3	15 17 14	0 R R x	(rp) → (rp) Copy the source register pair to the destination register pair.
MOVP A,Pd B,Pd %>iop,Pd Ps,A Ps,B	82 92 A2 80 91	2 2 3 2 2	10 9 11 9 8	0 R R x	(s) → (d) Copy the source operand into the destination operand.
MPY B,A Rs,A Rs,B Rn,Rn %>iop,A %>iop,B %>iop,Rn	6C 1C 3C 4C 2C 5C 7C	1 2 2 3 2 2 3	44 47 47 49 46 46 48	0 R R x	(s) × (d) → (A,B) Multiply the source and destination operands, store the result in Registers A (MSB) and B (LSB).
NOP	00	1	5	x x x x	(PC) + 1 → (PC) Add 1 to the PC.
OR B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	64 14 34 44 24 54 74	1 2 2 3 2 2 3	5 8 8 10 7 7 9	0 R R x	(s) .OR. (d) → (d) Logically OR the source and destination operands, and store the results at the destination address.
ORP A,Pd B,Pd %>iop,Pd	84 94 A4	2 2 3	10 9 11	0 R R x	(s) .OR. (d) → (d) Logically OR the source and destination operands, and store the results at the destination address.
POP A B Rd	B9 C9 D9	1 1 2	6 6 8	0 R R x	(Stack Top) → (d) (SP) -1 → (SP) Copy the last byte on the stack into the destination address.

Note: Add two to cycle count if branch is taken.

Legend:

- 0 Status Bit set always to 0.
- 1 Status Bit set always to 1.
- R Status Bit set to a 1 or a 0 depending on results of operation.
- x Status Bit not affected.
- b Bit () affected.

Assembly Language Instruction Set - Overview

Table 6-3. TMS7000 Family Instruction Overview (Continued)

MNEMONIC	OPCODE	BYTES	CYCLES <i>T_c(C)</i>	STATUS C N Z I	OPERATION DESCRIPTION
POP ST	08	1	6	0 R R x	(Stack Top) (Status Register) (SP) - 1 → (SP) Replace the Status Register with the last byte of the stack.
PUSH A B Rs	B8 C8 D8	1 1 2	6 6 8	0 R R x	(s) → (Stack) (SP) + 1 → (SP) Copy the operand onto the stack.
PUSH ST	0E	1	6	0 R R x	(Status Register) → (Stack) (SP) + 1 → (SP) Copy the Status Register onto the stack.
RETI	0B	1	9	Loaded from the stack	Stack → (PC) LSB (SP) - 1 → (SP) Stack → (PC) MSByte (SP) - 1 → (SP) Stack → Status Register (SP) - 1 → (SP)
RETS	0A	1	7	x x x x	(Stack) → (PC LSB) (SP) - 1 → (SP) (Stack) → (PC MSB) (SP) - 1 → (SP)
RL A B Rd	BE CE DE	1 1 2	5 5 7	b7 R R x	Bit(n) → Bit(n + 1) Bit(7) → Bit(0) and Carry
RLC A B Rd	BF CF DF	1 1 2	5 5 7	b7 R R x	Bit(n) → Bit(n + 1) Carry → Bit(0) Bit(7) → Carry
RR A B Rd	BC CC DC	1 1 2	5 5 7	b0 R R x	Bit(n + 1) → Bit(n) Bit(0) → Bit(7) and Carry
RRC A B Rd	BD CD DD	1 1 2	5 5 7	b0 R R x	Bit(n + 1) → Bit(n) Carry → Bit(7) Bit(0) → Carry
SBB B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	6B 1B 3B 4B 2B 5B 7B	1 2 2 3 2 2 3	5 8 8 10 7 7 9	R R R x	(d) - (s) - 1 + (C) → (d) Destination minus source minus 1 plus carry; stored at the destination address.
SETC	07	1	5	1 0 1 x	1 → (C) Set the carry bit.

Note: Add two to cycle count if branch is taken.

Legend:

0 Status Bit set always to 0.

1 Status Bit set always to 1.

R Status Bit set to a 1 or a 0 depending on results of operation.

x Status Bit not affected.

b Bit () affected.

Assembly Language Instruction Set - Overview

Table 6-3. TMS7000 Family Instruction Overview (Concluded)

MNEMONIC	OPCODE	BYTES	CYCLES <i>T_c(C)</i>	STATUS C N Z I	OPERATION DESCRIPTION
STA @Label @Label(B) *Rd	8B AB 9B	3 3 2	11 13 10	0 R R x	(A) → (d) Store A at the destination.
STSP	09	1	6	x x x x	(SP) → (B) Copy the SP into Register B.
SUB B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	6A 1A 3A 4A 2A 5A 7A	1 2 2 3	5 8 8 10 7 7 9	R R R x	(d) - (s) → (d) Store the destination operand minus the source operand into the destination.
SWAP A B Rn	B7 C7 D7	1 1 2	8 8 10	R R R x	d(Hn,Ln) → d(Ln,Hn) Swap the operand's hi and lo nibbles.
TRAP 0-23	E8-FF	1	14	x x x x	(SP) + 1 → (SP) (PC MSB) → (Stack) (SP) + 1 → (SP) (PC LSB) → (Stack) (Entry Vector) → (PC)
TSTA	B0	1	6	0 R R x	0 → (C) Set carry bit; set sign and zero flags on the value of Register A.
TSTB	C1	1	6	0 R R x	0 → (C) Set carry bit; set sign and zero flags on the value in Register B.
XCHB A Rn	B6 D6	1 2	6 8	0 R R x	(B) ↔ (d) Swap the contents of Register B with (d).
XOR B,A Rs,A Rs,B Rs,Rd %>iop,A %>iop,B %>iop,Rd	65 15 35 45 25 55 75	1 2 2 3	5 8 8 10 7 7 9	0 R R x	(s) .XOR. (d) → (d) Logically exclusive OR the source and destination operands, store at the destination address.
XORP A,Pd B,Pd %>iop,Pd	85 95 A5	2 2 3	10 9 11	0 R R x	(s) .XOR. (Pn) → (Pn) Logically exclusive OR the source and destination operands, store at the destination.

Note: Add two to cycle count if branch is taken.

Legend:

0 Status Bit set always to 0.

1 Status Bit set always to 1.

R Status Bit set to a 1 or a 0 depending on results of operation.

x Status Bit not affected.

b Bit () affected.