

| 2016 |    |    |    |    |    |    |
|------|----|----|----|----|----|----|
| APR  | M  | T  | W  | T  | F  | S  |
| 13   | 14 | 15 | 16 | 17 | 18 | 19 |
| 20   | 21 | 22 | 23 | 24 | 25 | 26 |
| 27   | 28 | 29 | 30 | 1  | 2  | 3  |
| 4    | 5  | 6  | 7  | 8  | 9  | 10 |
| 11   | 12 | 13 | 14 | 15 | 16 | 17 |
| 18   | 19 | 20 | 21 | 22 | 23 | 24 |
| 25   | 26 | 27 | 28 | 29 | 30 |    |

2016

07

MARCH

WK: 11 DAYS: 007/29

MONDAY

## Computer Organisation and Architecture

### CPU, ALU Data Path, CU, I/O Organisation

⇒ CPU consists of 3 components: ① Registers

② ALU

③ Control Unit

⇒ Some mandatory registers like PC, IR, ACC, MAR etc.

⇒ Only MAR and MBR connected to system bus [MAR to address lines and MBR to data lines], the rest of the registers are connected to internal buses.

⇒ Microoperations: Elementary operations taking 1 cycle time to execute for memory reference more than 1 cycle to execute.

⇒ Control signals are required to execute the microoperation.

⇒ Microprogram: sequence of microprograms [carry microoperations!]

⇒ Every cycle (phase) of instruction cycle consists of  $\mu$ program.

### Control Unit

⇒ To generate a sequence of control signals for controlling the microoperations of instructions.

⇒ Requirements of CU design: ① No of control lines (control signals) present

② No of instructions implemented in hardware

③ No of microoperations required for instructions

④ Set of control signals required for each microoperation for each instruction.

⇒ 2 types of control units:

08 2016  
MARCH

| MARCH |    |    |    |    |    |    |
|-------|----|----|----|----|----|----|
| Wk    | M  | T  | W  | T  | F  | S  |
| 10    |    | 1  | 2  | 3  | 4  | 5  |
| 11    | 7  | 8  | 9  | 10 | 11 | 12 |
| 12    | 14 | 15 | 16 | 17 | 18 | 19 |
| 13    | 21 | 22 | 23 | 24 | 25 | 26 |
| 14    | 28 | 29 | 30 | 31 |    |    |

### a) Hardwired CU:

- 9  $\Rightarrow$  Control signals are implemented in SOP form in terms of instruction and microoperations. Independent hardware
- 10  $\Rightarrow$  Fastest, used in real time
- $\Rightarrow$  not suitable for design and testing as it is not flexible
- 11  $\Rightarrow$  RISC control unit is a hardwired control unit.

### b) Microprogrammed CU:

- 1  $\Rightarrow$  Control word for every micro operation. Control Data Register is used to hold the control word.
- 2  $\Rightarrow$  All control words are stored in control memory.
- $\Rightarrow$  Micro-sequencer generates address to fetch next microinstruction.
- $\Rightarrow$  Address is stored in control address register.
- $\Rightarrow$  Implemented via ROM i.e. permanent memory.
- $\Rightarrow$  Control word normally contains:
  - a) Branch condition field:  $\log_2$  (# of branch conditions)
  - b) Flag field:  $\log_2$  (# of flags)
  - c) Control memory address:  $\log_2$  (Control memory size)
  - d) Control signals  $\rightarrow$

### c) Horizontal microprogramming:

- $\Rightarrow$  Also known as decoded form of control signal
- $\Rightarrow$  Here 1 bit per control signal in control signal field.
- $\Rightarrow$  Longer control word and allows parallelism.

### c) Vertical microprogramming:

- $\Rightarrow$  Encoded form of control signals.

|       |      |    |    |    |    |    |    |
|-------|------|----|----|----|----|----|----|
| APRIL | 2016 |    |    |    |    |    |    |
| 14    |      |    |    | 1  | 2  | 3  |    |
| 15    | 4    | 5  | 6  | 7  | 8  | 9  | 10 |
| 16    | 11   | 12 | 13 | 14 | 15 | 16 | 17 |
| 17    | 18   | 19 | 20 | 21 | 22 | 23 | 24 |
| 18    | 25   | 26 | 27 | 28 | 29 | 30 |    |

2016  
MARCH 09

WK 11 DAYS 083-297 WEDNESDAY

- 8  $\Rightarrow$  No. of control lines =  $n$  suppose, so no. of bits =  $\log_2 n$
- 9  $\Rightarrow$  Use of external decoders required.
- 10  $\Rightarrow$  Easy implementation of new instruction but slow.
- 11  $\Rightarrow$  Say 2 signals need to be activated same time, so 2 external decoders required.
- 12  $\Rightarrow$  Smaller control word as it uses encoded form of CS.

### I/O Organisation

$\Rightarrow$  Interrupt Driven, Programmed I/O, DMA

- 3 a) Programmed I/O:  $\Rightarrow$  CPU intervention is necessary as it checks the status bits of status register of I/O module.
  - 4  $\Rightarrow$  When CPU is faster than I/O module, the problem is that CPU has to wait a long time checking the status of I/O module, and this process is known as polling. As a result, it wastes several CPU cycles for this only.
- 7 b) Interrupt Driven I/O:  $\Rightarrow$  CPU issues commands to I/O module then proceeds to its normal task until interrupted by I/O device on completion of its work.
  - 8  $\Rightarrow$  Multiple interrupts are handled by:
    - 9 a) Multiple interrupt lines
    - 10 b) Software polling: ISR polls I/O devices connected to bus. The first device encountered with IRQ bit set is serviced and the subroutine is invoked.
  - 11  $\Rightarrow$  It determines priority but disadvantage is time spent in interrogating the devices.

Notes

→ Vectored interrupt: - The requesting device places its address on the request for CPU and hence polling is overcome. For that

- But priority should be taken care. For that  
a) Daisy chain: The chain of devices connected to same interrupt request line and the chain determines the priority. Demerit is starvation of low priority devices. For that,

b) Bus arbitration: Here daisy chain scheme is extended but with multiple interrupt request - acknowledge lines. Each line group has different priority levels.

⇒ Demerit of interrupt-driven I/O: It involves word by word transfer as CPU is involved in transfer, so time taken is larger. This is avoided by DMA, as explained next.

⇒ DMA (Direct Memory access):

- Has DMA controller which takes control from CPU.

- 3 tasks process: 1) Initialisation: CPU issues command to DMA with following information which are:

- a) Starting address of block
- b) Address of I/O device
- c) Word count: Size of data to be transferred
- d) Control signal information to read or write
- e) Control to start DMA transfer.

2) Data transfer then takes place through DMA controller.

3) Finally on completion, DMA controller informs the processor by giving an interrupt signal.

Notes

⇒ For serving DMA requests, we can do that in DMA break period where CPU needs to use the bus, before that it is suspended for DMA controller operation.

| APRIL |    | 2016 |    |    |    |    |    |  |
|-------|----|------|----|----|----|----|----|--|
| Wk.   | M  | T    | W  | T  | F  | S  | S  |  |
| 14    |    |      |    |    | 1  | 2  | 3  |  |
| 15    | 4  | 5    | 6  | 7  | 8  | 9  | 10 |  |
| 16    | 11 | 12   | 13 | 14 | 15 | 16 | 17 |  |
| 17    | 18 | 19   | 20 | 21 | 22 | 23 | 24 |  |
| 18    | 25 | 26   | 27 | 28 | 29 | 30 |    |  |

2016  
MARCH 11

Wk. 11 DAYS 071-296

FRIDAY

- ⇒ DMA Configurations :
- Single bus detached DMA : Supports only 1 device, each transfer uses bus twice (I/O to DMA, DMA to memory) and processor suspended twice.
  - Single bus integrated DMA and separate I/O bus . In both cases, multiple device at a time. each transfer uses bus once only (DMA to memory) and processor suspended once.

⇒ Types of DMA Transfer Modes :

- Burst mode / block mode DMA : → Size of block predetermined.
  - Block as a whole is transferred in 1 go.
  - DMA interrupts CPU after entire block transfer.
- Cycle Stealing Mode : Remnant of above is CPU may be inactive for long time during block transfer phase.
  - Here DMA requests repeatedly for each byte till transfer complete.
  - So basically transfer is on word by word basis.
  - Advantage is CPU remains inactive for smaller time but yes it is still idle during DMA transfer phase.
- Demand / Continuous / Complete Transfer DMA : Similar to burst mode DMA only the difference is entire data is transferred instead of a data block.
- Transparent (Hidden) DMA : - Here DMA does not disturb CPU
  - It uses those cycles where CPU does not require bus, as in instruction decode and execute phase.

NOTE: Let  $x =$  Preparation time (Depends on I/O speed) ,  $y =$  (Depends on main memory speed)

∴ % of time CPU is blocked =  $\left( \frac{y}{x+y} \right) \times 100$

% of time CPU is busy =  $\left( \frac{x}{x+y} \right) \times 100$