

12 2016  
MARCH

MARCH

Wk	M	T	W	T	F	S	S
10		1	2	3	4	5	6
11	7	8	9	10	11	12	13
12	14	15	16	17	18	19	20
13	21	22	23	24	25	26	27
14	28	29	30	31			

SATURDAY

DAYS 072-294 WK 11

Week - 15

9  
10 Computer Organisation And Architecture : Instruction Pipelining

11 Theory of Computation : Regular and CFLs, Pumping Lemma

12 Computer Architecture

1 Instruction Pipelining

2 ⇒ Pipeline: Overlapping the execution of successive instructions to achieve high performance. Here new input enters into the pipeline before completion of an old input so that new input instruction is executed along with old one.

3 ⇒ 3 stages of pipeline: a) Filling: So new instructions acquire the functional units which were utilised by older instructions but still some of the functional units (stages) are unused.

4  
5  
6 b) Full: This corresponds to the case when maximum no. of instructions are present at a time. (or) we can say all pipeline stages are being used.

7  
13 SUNDAY  
8 c) Empty: The subsequent pipeline cycles are empty stage cycles, as the pipeline is being emptied.

9 ⇒ The control signals are propagated through the pipeline till they reach the appropriate stage.

10 ⇒ The pipelined organisation uses interface registers between



APRIL							2016								
S	M	T	W	T	F	S	S	S	M	T	W	T	F	S	S
					1	2	3								
4	5	6	7	8	9	10									
11	12	13	14	15	16	17									
18	19	20	21	22	23	24									
25	26	27	28	29	30										

2016

MARCH

14

WK 12

DAYS 074-292

MONDAY

9 The stages of pipeline.

10 ⇒ Hazard: Any condition that leads to the pipeline to stall is called a hazard.

11 ⇒ Dependency: Dependency means simply operation (read or write) by an instruction on a data item which has been generated by an earlier instruction.

12 ⇒ Dependency does not necessarily mean hazard but hazard definitely implies being a dependency.

1 ⇒ Types of hazards:

2 a) Data Dependency: Dependency created to data between the different instructions. Also known as RAW hazard.

3 ⇒ RAW hazard causes stalls in pipeline.

4 ⇒ Solutions:

5 a) Splitting WB stage into 2 parts: first part for writing followed by reading. But this also prevents only one stall.

6 b) Operand forwarding: Forwarding the data through interface register generally used between execute phase and instruction decode / operand fetch phase as applicable.

7 c) Compiler optimisations can also be done like insertion of

Notes NOP instructions.

8 b) WAR and WAW hazard: ⇒ WAR also known as anti-dependency.

⇒ WAW also known as output dependency.



⇒ Bernstein's conditions for finding dependencies :

- 9
- a)  $R(S_i) \cap W(S_j)$  : WAR dependency
- 10 b)  $W(S_i) \cap W(S_j)$  : WAW dependency
- c)  $W(S_i) \cap R(S_j)$  : RAW dependency
- }  $\neq \phi$

11 ⇒ Branch Delays : ⇒ To support pipelining which involves branch instructions, we need stalls so as to maintain the functionality of program.

12 ⇒ For that, branch penalty = Stage at which target address is available - 1

3 ⇒ Total no of stall due to branch = Branch frequency  $\times$  Branch Penalty [ No of stalls for each branch ]

4 ⇒ Methods to minimise branch delays:

5 a) Delayed branching: Insertion of NOP or rearrangement of instructions. But its effectiveness depends on how often a compiler can reorder instructions usefully to fill the delay slot.

7 ⇒ In this rearrangement process only, there is a possibility of WAR and WAW hazards as instructions now become out of order.

Notes ⇒ To remove such hazards, we use the technique known as register renaming.

b) Branch Prediction Technique: This is better approach than



		2016						
WK	M	T	W	T	F	S	S	
14					1	2	3	
15	4	5	6	7	8	9	10	
16	11	12	13	14	15	16	17	
17	18	19	20	21	22	23	24	
18	25	26	27	28	29	30		

delayed branching to minimise stalls due to branching.

→ The hazard associated with branch instruction is also known as control hazard.

1) → Structural Hazard: This occurs due to conflict in use of functional units. eg. conflict in instruction fetch and memory access phase of RISC pipeline.

1) → Performance Evaluation of Processor and Pipelined System:

2) → Execution time of a program =  $(\sum IC_i * CPI_i) * \text{cycle time}$

3) where  $IC_i$ : dynamic ins<sup>n</sup> count,  $CPI_i$ : cycles / ins<sup>n</sup> (i<sup>th</sup> one)

4) → Throughput =  $\frac{R}{S}$  for non pipelined system where

5) R: Clock rate S: CPI for instruction (avg CPI)

⇒ Avg. CPI = 
$$\frac{\sum IC_i * CPI_i}{\sum IC_i}$$

⇒ For pipelined system, ideal throughput = R where R is clock rate as CPI = 1 for ideal case having no stalls.

Notes given k stages, n instructions,

Execution time =  $(k+n-1) * \text{cycle time}$ .

17

2016  
MARCH

THURSDAY

DAYS 077-289 WK 12

Wk	M	T	W	T	F	S	S
10		1	2	3	4	5	6
11	7	8	9	10	11	12	13
12	14	15	16	17	18	19	20
13	21	22	23	24	25	26	27
14	28	29	30	31			

⇒ The cycle time of a pipeline is chosen keeping in mind the max stage delay out of the given stage delays along with interface delays if any. Thus,

$$t_p(\text{Cycle time}) = \max(\text{stage delay} + \text{interface delay})$$

⇒ For single cycle based CPU, instruction is performed in 1 cycle only and hence no concept of CPI etc. CPI will be considered as 1 even for non pipelined system.

⇒ Effect of stall on CPI:

$$a) \delta_{\text{branch penalty}} = P \times \text{branch penalty} ; P : \text{frequency of branch instruction}, \text{branch penalty}$$

$$\therefore \text{Effective CPI} = 1 + \delta_{\text{branch penalty}}$$

$$b) \delta_{\text{miss}} = (m_i + d \times m_d) \times P_m \quad \text{where}$$

$m_i$ : fraction of instructions incurred a cache miss during instruction fetch

$m_d$ : fraction of instructions incurred a cache miss during data fetch

$d$ : fraction of Load/Store instructions

$P_m$ : Penalty to access main memory

⇒ a) and b) cases may be combined together.

⇒ Pipelining does not improve the execution time of a



APRIL		2016						
01	2	3	4	5	6	7	8	
09	10	11	12	13	14	15	16	
17	18	19	20	21	22	23	24	
25	26	27	28	29	30			

2016  
MARCH

18

WK 12 DAYS 078-288

FRIDAY

single instruction. However it increases the throughput of the entire system.

Let  $T_1$  is execution time of 1 instruction in pipeline and  $T_2$  in non pipeline system, then  $T_1 \geq T_2$

Speedup: Performance gain by pipeline over non pipeline. given by,

$$a) \text{ Speedup} = \frac{\text{CPI}_{\text{non pipeline}} \times \text{Cycle time}_{\text{non pipeline}}}{\text{CPI}_{\text{pipeline}} \times \text{Cycle time}_{\text{pipeline}}}$$

[General Formula]

b) Say we have uniform pipeline, then

$$\text{Speedup} = \frac{\text{CPI}_{\text{non pipeline}}}{1 + \text{no. of stalls in pipeline / ins}^2}$$

c) If no stall, then  $\text{Speedup} = \frac{t_n}{t_p}$ ;  $t_n$ : execution time of an ins<sup>n</sup> in non pipeline system and  $t_p$ : clock cycle time (max) in pipelined system.

In this, we do not add interface delays of pipeline in  $t_n$  as interfa registers are meant for pipeline only.

Amdahl's law: Achieving optimal performance under constraints

$$\text{Speedup} = \frac{1}{1 - (P_1 + P_2) + \frac{P_1}{S_1} + \frac{P_2}{S_2}}$$

19

2016  
MARCH

MARCH

Wk	M	T	W	Th	F	S	S
10		1	2	3	4	5	6
11	7	8	9	10	11	12	13
12	14	15	16	17	18	19	20
13	21	22	23	24	25	26	27
14	28	29	30	31			

SATURDAY

DAYS 079-287 WK 12

where  $\beta_1$  : fraction of enhancement using speedup  $S_1$

$\beta_2$  : fraction of enhancement using speedup  $S_2$

$1 - \beta_1 - \beta_2$  : sequential part.

$\Rightarrow$  Efficiency of Pipeline : defined mathematically as:

$$\eta = \frac{\text{Speedup}}{\text{Pipeline Depth (No of stages in pipeline)}}$$

$\Rightarrow$  B. maximum achievable speedup = no of stages

maximum throughput = clock rate of processor

20 SUNDAY