

INTEL

NIOS II Hello WORLD

QUARTUS 18.1

Nikki

01.08.2019

Question:

Why doesnt the NIOS II Console show Hello World !

(Also see Attachment)

System Contents			Address Map			Interconnect Requirements		
System: unsaved Path: sys_clk								
		nios2_cpu.data_master			nios2_cpu.instruction_master			
nios2_cpu.debug_mem_slave	0x8800 - 0x8fff				0x8800 - 0x8fff			
sys_jtag_uart.avalon_jtag_slave	0x9040 - 0x9047							
sys_mem.s1	0x0000 - 0x7c ff							
sys_mem.s2					0x0000 - 0x7c ff			
sys_pio_in.s1	0x9020 - 0x902f							
sys_pio_out.s1	0x9030 - 0x903f							
sys_timer.s1	0x9000 - 0x901f							

Nios II Processor

altera_nios2_gen2

Det

Main Vectors Caches and Memory Interfaces Arithmetic Instructions MMU and MPU Settings JTAG Debug Advanced Features

Select an Implementation

Nios II Core: Nios II/e

Nios II/f

	Nios II/e	Nios II/f
Summary	Resource-optimized 32-bit RISC	Performance-optimized 32-bit RISC
Features	JTAG Debug ECC RAM Protection	JTAG Debug Hardware Multiply/Divide Instruction/Data Caches Tightly-Coupled Masters ECC RAM Protection External Interrupt Controller Shadow Register Sets MPU MMU
RAM Usage	2 + Options	2 + Options

Nios II Processor

altera_nios2_gen2

Main Vectors Caches and Memory Interfaces Arithmetic Instructions MMU and MPU Settings JTAG Debug Advanced Features

Reset Vector

Reset vector memory: sys_mem.s2

Reset vector offset: 0x00000000

Reset vector: 0x00000000

Exception Vector

Exception vector memory: sys_mem.s2

Exception vector offset: 0x00000020

Exception vector: 0x00000020

Fast TLB Miss Exception Vector

Fast TLB Miss Exception vector memory: None

Fast TLB Miss Exception vector offset: 0x00000000

Fast TLB Miss Exception vector: 0x00000000

Parameters ✕

System: unsaved Path: sys_mem

On-Chip Memory (RAM or ROM) Intel FPGA IP

altera_avalon_onchip_memory2 Details

Memory type

Type: RAM (Writable) ▾

Dual-port access

Single clock operation

Read During Write Mode: DONT_CARE ▾

Block type: AUTO ▾

Size

Enable different width for Dual-port access

Slave s1 Data width: 32 ▾

Total memory size: 32000 bytes

Minimize memory block usage (may impact fmax)

Read latency

Slave s1 Latency: 1 ▾

Slave s2 Latency: 1 ▾

ROM/RAM Memory Protection

Reset Request: Enabled ▾

ECC Parameter

Extend the data width to support ECC bits: Disabled ▾

Memory initialization

Initialize memory content

Enable non-default initialization file

Type the filename (e.g. my_ram.hex) or select the hex file using the file browser button.

User created initialization file: onchip_mem.hex

Enable Partial Reconfiguration Initialization Mode

Enable In-System Memory Content Editor Feature

Configure interconnect requirements for the system or an interface.

System-wide Requirements

Limit interconnect pipeline stages to: 1 ▾

Clock crossing adapter type: Handshake ▾

All Requirements

Identifier	Setting	Value
\$system	Clock crossing adapter type	Handshake
\$system	Limit interconnect pipeline stages to	1
\$system	Enable ECC protection	FALSE
\$system	Automate default slave insertion	FALSE

Messages ✕

Type	Path	Message
i	2 Info Messages	
i	unsaved.sys_jtag_uart	JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
i	unsaved.sys_pio_in	PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

Parameters ✕

System: unsaved Path: sys_timer

Interval Timer Intel FPGA IP

altera_avalon_timer Details

Timeout period

Period: 1

Units: ms ▾

Timer counter size

Counter Size: 32 ▾

Registers

No Start/Stop control bits




Fixed period




Readable snapshot


Output signals

System reset on timeout (Watchdog)

Timeout pulse (1 clock wide)







Toplevel

Instantiate a NIOS II

```
module topLevel( // hier muss der name vom TopLVL hin
// hier werden die signale den realen PINS auf dem Cyclone V zugewiesen, kann man auch im
(* chip_pin = "V11" *) input logic clk,
(* chip_pin = "AH17" *) input logic reset_n,
(* chip_pin = "AA23, V12, AE26, AF26, V15, V16, AA24, w15" *) output logic [7:0] q
);

unsaved base_sys (.clk_clk(clk), // hier wird dann das ganze zeug was im Plattform Desi
//erstellt wurde isntanziert. das module fndet man auch in der .qip
//sammlung. qip bdeuet quartus IP . die erste datei ist es . in diesem fall "unsaved.v"
.reset_reset_n(reset_n),
.pio_leds_export(q)
);

endmodule
```

```

1 // unsaved.v
2
3 // Generated using ACDS version 18.1 625
4
5 `timescale 1 ps / 1 ps
6 module unsaved (
7     input wire      clk_clk,           //      clk.clk
8     input wire      pio_input_export, //      pio_input.export
9     output wire [7:0] pio_leds_export, //      pio_leds.export
10    input wire      reset_reset_n,    //      reset.reset_n
11    output wire      timer_inout_export //      timer_inout.export
12 );
13
14 wire [31:0] nios2_cpu_data_master_readdata; // mm_interc
15 wire      nios2_cpu_data_master_waitrequest; // mm_interc
16 wire      nios2_cpu_data_master_debugaccess; // nios2_cpu
17 wire [15:0] nios2_cpu_data_master_address; // nios2_cpu
18 wire [3:0] nios2_cpu_data_master_byteenable; // nios2_cpu
19 wire      nios2_cpu_data_master_read; // nios2_cpu
20 wire      nios2_cpu_data_master_readdatavalid; // mm_interc
21 wire      nios2_cpu_data_master_write; // nios2_cpu
22 wire [31:0] nios2_cpu_data_master_writedata; // nios2_cpu

```

Warnings when compiling

Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Warning (12020): Port "jdo" on the entity instantiation of "the_unsaved_nios2_cpu_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16. The extra bits will be ignored.

Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores

Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature

Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature

Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature

Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor

Warning (265074): The reset input will be asserted when the evaluation time expires

Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor

Warning (265074): The reset input will be asserted when the evaluation time expires

Warning (265074): The reset input will be asserted when the evaluation time expires

Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed

Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder

Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.



Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.




Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details

Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.




Warning (210042): Can't convert time-limited SOF into POF, HEX File, TTF, or RBF



Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.






#







```
Console Nios II Console Properties Search  
<terminated> New_configuration (4) [Nios II Hardware] nios2-download (01.08.19, 20:01)  
-----  
Using cable "DE-SoC [USB-1]", device 2, instance 0x00  
Pausing target processor: OK  
Initializing CPU cache (if present)  
OK  
  
Downloading 00000000 ( 0%)  
Downloading 000002FC (99%)  
Downloaded 1KB in 0.0s  
  
Verifying 00000000 ( 0%)  
Verifying 000002FC (99%)  
Verified OK  
Starting processor at address 0x00000020
```

```
Console Nios II Console Properties Search  
New_configuration (4) - cable: DE-SoC on localhost [USB-1] device ID: 2 instance ID: 0 name: jtaguart_0
```